

High-Performance Dual-Gate Carbon Nanotube FETs with 40-nm Gate Length

Yu-Ming Lin, *Member, IEEE*, Joerg Appenzeller, *Senior Member, IEEE*, Zhihong Chen, Zhi-Gang Chen, Hui-Ming Cheng, and Phaedon Avouris, *Member, IEEE*

Abstract—We report on a high-performance back-gated carbon nanotube field-effect transistor (CNFET) with a peak transconductance of $12.5 \mu\text{S}$ and a delay time per unit length of $\tau/L = 19 \text{ ps}/\mu\text{m}$. In order to minimize the parasitic capacitances and optimize the performance of scaled CNFETs, we have utilized a dual-gate design and have fabricated a 40-nm-gate CNFET possessing excellent subthreshold and output characteristics without exhibiting short-channel effects.

Index Terms—Carbon nanotube (CN), dual gate, field-effect transistor (FET), short-channel effect.

I. INTRODUCTION

CARBON NANOTUBES (CNTs) are promising candidates for post-Si nanoelectronics [1]. They are particularly attractive for high-speed applications due to their quasi-ballistic properties [2], [3] and high Fermi velocity ($\sim 10^6 \text{ m/s}$) [4]. The small-signal switching speed of a transistor is characterized by the intrinsic delay time $\tau = 2\pi C_G/g_m$, where C_G is the gate capacitance and $g_m = dI_d/dV_{gs}$ is the transconductance. While τ is reduced with decreasing gate length L as desirable, care must be taken when scaling devices in order to maintain the desired transistor characteristics.

In this letter, we report on a high-performance carbon nanotube field-effect transistor (CNFET) with a delay time per unit length of $19 \text{ ps}/\mu\text{m}$, the smallest value reported for CNFETs to date. In order to further minimize the parasitic capacitances, we exploit a dual-gate structure and fabricate a 40-nm-gate CNFET possessing excellent subthreshold and output characteristics. To our knowledge, this is the shortest gate length that has been demonstrated for a CNFET without short-channel effects so far.

II. BACK-GATED CNFET

The schematic device structure of the back-gated CNFET is depicted in the inset of Fig. 1(a). The nanotubes used here are produced by arc discharge [5] and possess an average diameter of $D \sim 1.8 \text{ nm}$. Two Pd contacts form the source and drain, and *p*-doped Si substrate is used as the gate. Pd is used here to minimize the Schottky barrier height for hole carriers at the




Fig. 1. (a) Output characteristics of a back-gated CNFET for gate voltages $V_{gs} = -1.6 \text{ V}$ to 0.4 V with a 0.4 V step. The inset shows a schematic diagram of the device structure. The oxide thickness is 10 nm , and the source/drain contacts are made of 40-nm -thick Pd with a separation of 600 nm . (b) Subthreshold characteristics of the CNFET at $V_{ds} = -0.5 \text{ V}$. The transconductance g_m for $V_{ds} = -1.5 \text{ V}$ measured at 300 K (open circle) and 90 K (closed circle) are shown with respect to the right axis.

metal/nanotube contacts [6]. Fig. 1(a) and (b) shows the output and subthreshold characteristics of the back-gated CNFET device measured at room temperature, respectively. The CNFET possesses a subthreshold swing $S = 140 \text{ mV/dec}$ with an I_{ON}/I_{OFF} ratio $\geq 10^5$ and exhibits output characteristics similar to those of a regular *p*-MOSFET.

Fig. 1(b) also shows the CNFET transconductance g_m for $V_{ds} = -1.5 \text{ V}$ measured at two temperatures: $T = 90 \text{ K}$ (closed circle) and 300 K (open circle). We note that for $-1.5 \text{ V} \leq V_{ds} \leq 0 \text{ V}$, the measured currents I_d of the CNFET are nearly identical between the two temperatures, indicating a carrier mobility independent of T and device reliability over a wide temperature range. In the low-bias regime, the T -independent mobility results from the quasi-ballistic transport because the channel length (600 nm) is much shorter than the electron mean-free path associated with acoustic phonon scattering in carbon nanotubes ($\geq 1.6 \mu\text{m}$ [3], [7]). On the other hand, the transport in the high-bias regime is dominated by optical phonon scattering that is a T -independent mechanism. Thus, the scattering rates as well as the mobility of the CNFET are temperature independent in the entire bias regime.

In Fig. 1(b), the transconductance of the CNFET exhibiting a peak value of $g_m \sim 12.5 \mu\text{S}$ at $V_{gs} \sim -0.5 \text{ V}$. To calculate the gate delay of the CNFET, the gate capacitance C_G is derived by $C_G^{-1} = C_{G,ox}^{-1} + C_{G,q}^{-1}$, where $C_{G,ox}$ is the electrostatic gate capacitance associated with gate dielectrics and $C_{G,q}$ is the

Manuscript received July 6, 2005. The review of this letter was arranged by Editor B. Yu.

Y.-M. Lin, J. Appenzeller, Z. Chen, and P. Avouris are with the IBM T. J. Watson Research Center, Yorktown Heights, NY 10598 USA (e-mail: yming@us.ibm.com; joerga@us.ibm.com; avouris@us.ibm.com).

Z.-G. Chen and H.-M. Cheng are with Shenyang National Laboratory for Materials Science, Institute of Metal Research, Shenyang 110016, China.

Digital Object Identifier 10.1109/LED.2005.857704

quantum capacitance of the nanotube. For the coplanar geometry, $C_{G,ox}$ is obtained by

$$C_{G,ox} = \frac{2\pi\epsilon_0 \cdot \kappa_{avg} \cdot L}{\ln\left(2 + \frac{4d}{D}\right)} \quad (1)$$

where d is the gate oxide thickness and κ_{avg} is the averaged dielectric constant of the oxide above and below the nanotube. The quantum capacitance is generally a function of gate voltage and drain bias [8], [9]. For our simple arguments, we use $C_{G,q}/L \simeq 4 \times 10^{-16} \text{ F}/\mu\text{m}$ [10], [11] in the following discussions. With the 10-nm SiO_2 gate oxide, the total capacitance per unit length of our CNFET is given by $C_G/L \sim 0.38 \times 10^{-16} \text{ F}/\mu\text{m}$, yielding a gate delay per unit length of $\tau/L = 19 \text{ ps}/\mu\text{m}$.

Table I lists key performance parameters for our back-gated CNFET device and for two Pd-contacted CNFETs published recently: (A) a CNFET with 8-nm HfO_2 gate oxide by Javey *et al.* [12]; and (B) a CNFET with 18-nm channel length on 12-nm SiO_2 by Seidel *et al.* [13] The gate capacitances C_G/L of devices (A) and (B) listed in Table I are calculated according to (1), taking into account the quantum capacitance. Although Table I provides the first estimation of the ultimate CNFET delay time from static response measurements, more efforts are still needed to obtain the CNFET delay directly from dynamic measurements. Compared with device (B), both our CNFET and the device (A) exhibit higher ON-state currents because of the larger nanotube diameter [6]. Although device (A) possesses a higher g_m value owing to a more effective gate control using thin high- κ dielectrics, our CNFET in fact leads to a smaller gate delay per unit length. Since in an ideal ballistic CNFET, g_m is proportional to C_G , the gate delay is, in principle, independent of the gate capacitance. Therefore, the difference of τ/L between our CNFET and the device (B) may be due to the nanotube quality variation (e.g., defect density) using different synthesis methods or may arise from a higher trap charge density in HfO_2 .

III. DUAL-GATE CNFET

While the gate delay time τ decreases with decreasing gate length L , it is also important to keep the parasitic capacitances small and to avoid any short-channel effects. Most CNFETs studied so far, including the devices listed in Table I, have adopted a fully-gated structure where the gate electrode covers the entire channel region between the source/drain electrodes. We note that for fully gated CNFETs, there is significant (overlap) parasitic capacitance between gate and source electrodes that does not decrease with decreasing L . Therefore, the fully-gated structure as shown in the inset of Fig. 1(a) is not ideal for aggressively scaled CNFET in high-speed applications.

In order to minimize the parasitic capacitances, we utilize a dual-gate structure that enables a much smaller (underlap) capacitance between gate and source electrodes, and fabricate a CNFET with a gate length as short as 40 nm and a source/drain separation of 300 nm. The device image and the schematic structure of the dual-gate CNFET are shown in Fig. 2(a) and (b), respectively, where a 40-nm-wide $\text{Al}/\text{Al}_2\text{O}_3$ gate stack is placed underneath the nanotube and between the source/drain

TABLE I
COMPARISON OF KEY PERFORMANCE PARAMETERS FOR OUR CNFET,
A CNFET WITH 8-nm HfO_2 GATE OXIDE [DEVICE (A)],
AND A 18-nm-GATE CNFET [DEVICE (B)]

	This work	device (A)	device (B)
		Ref. [12]	Ref. [13]
CNT source	Arc discharge	CVD	CVD
CNT diameter (nm)	~ 1.8	~ 1.7	~ 1.1
gate oxide	10-nm SiO_2	8-nm HfO_2	12-nm SiO_2
L (nm)	600	50	18
κ (above/below CNT)	1 / 3.9	15 / 3.9	1 / 3.9
maximum g_m (μS)	12.5	27	3.5
C_G/L ($10^{-16}\text{F}/\mu\text{m}$)	0.38	1.2	0.32
τ/L ($\text{ps}/\mu\text{m}$)	19	28	59




Fig. 2. (a) SEM image of a dual-gate CNFET with a 40-nm-wide $\text{Al}/\text{Al}_2\text{O}_3$ gate stack. The thicknesses of Al_2O_3 and SiO_2 layers are 4 and 10 nm, respectively. (b) Schematic diagram of the cross section of the dual-gate CNFET. (c) Subthreshold characteristics of the dual-gate CNFET for $V_{ds} = -0.1$ and -0.3 V . The Si back gate is kept at $V_{gs-Si} = -2.5 \text{ V}$. Inset: output characteristics of the dual-gate CNFET for Al gate voltages $V_{gs-Al} = -1.5 \text{ V}$ to 0 V with a 0.3 V step. The Si back gate is kept at $V_{gs-Si} = -3.5 \text{ V}$.

contacts. Dual-gate CNFETs have been fabricated and studied previously [14], [15], and they possess several advantages over fully-gated CNFETs, such as controllable polarities, a superior subthreshold swing, and improved OFF states [16]. In a dual-gate CNFET, the switching is controlled by the Al gate, and thus, the delay time is determined by the Al gate length L_g rather than the source/drain separation L_{ds} . Since L_g can be varied independent of L_{ds} , a dual-gate CNFET affords aggressive gate length scaling while allowing at the same time to reduce the parasitic capacitance contributions.

Fig. 2(c) shows I_d versus Al gate voltage V_{gs-Al} of the 40-nm dual-gate CNFET, exhibiting a subthreshold swing $S = 80\text{--}120 \text{ mV}/\text{dec}$. The Si back gate is kept at $V_{gs-Si} = -2.5 \text{ V}$

to electrostatically dope the nanotube segments at contact regions as *p*-type, thereby enabling hole carrier injection. The same doping effects can also be achieved by using chemical dopants [16], [17] instead of the Si back gate in order to further reduce the parasitic capacitance due to the conducting substrate. The inset of Fig. 2(b) shows the output characteristics of the dual-gate CNFET at $V_{gs-Si} = -3.5$ V, exhibiting current saturation at high drain voltages. The smaller on-currents of the dual-gate CNFET than those shown in Fig. 1(a) may be due to the additional scattering resulting from the tube bending at the edge of the Al gate. Although CNFETs with an even shorter gate length (≈ 18 nm) have been fabricated using a fully gated structure [13] [see device (B) in Table I], these devices do not exhibit current saturation in the output characteristics, indicating their operation in the short-channel regime. In comparison, our 40-nm-gate dual-gate CNFETs exhibits excellent transistor characteristics without short-channel effects. This is, to our knowledge, the shortest gate length that has been reported for a well-tempered CNFET (one that does not show short-channel effects) so far.

IV. CONCLUSION

We have presented a high-performance back-gated CNFET with a peak transconductance of $12.5 \mu S$ and the smallest gate delay per unit length (~ 19 ps/ μm) reported thus far. To minimize the parasitic capacitances for scaled CNFET, we utilized a dual-gate design and fabricated a CNFET with 40-nm gate length. The dual-gate CNFET possesses excellent subthreshold and output characteristics without short-channel effects, demonstrating the shortest gate length for a well-tempered CNFET so far.

ACKNOWLEDGMENT

The authors thank B. Ek for metal deposition and expert technical assistance.

REFERENCES

- [1] P. Avouris, J. Appenzeller, R. Martel, and S. J. Wind, "Carbon nanotube electronics," *Proc. IEEE*, vol. 91, no. 11, pp. 1772–1784, 2003.

- [2] S. J. Wind, J. Appenzeller, and P. Avouris, "Lateral scaling in carbon-nanotube field-effect transistors," *Phys. Rev. Lett.*, vol. 91, p. 058 301, 2003.
- [3] J.-Y. Park, S. Rosenblatt, Y. Yaish, V. Sazonova, H. Ustunel, S. Brag, T. A. Arias, P. W. Brouwer, and P. L. McEuen, "Electron-phonon scattering in metallic single-walled carbon nanotubes," *Nano Lett.*, vol. 4, pp. 517–520, 2004.
- [4] W. Liang, M. Bockrath, D. Bozovic, J. H. Hafner, M. Tinkham, and H. Park, "Fabry-perot interference in a nanotube electron waveguide," *Nature*, vol. 411, pp. 665–669, 2001.
- [5] C. Liu, H.-M. Cheng, H. T. Cong, F. Li, G. Su, B. L. Zhou, and M. S. Dresselhaus, "Synthesis of macroscopically long ropes of well-aligned single-walled carbon nanotubes," *Adv. Mater.*, vol. 12, pp. 1190–1192, 2000.
- [6] Z. Chen, J. Appenzeller, J. Knoch, Y.-M. Lin, and P. Avouris, "The role of metal-nanotube contact in the performance of carbon nanotube field-effect transistor," *Nano Lett.*, vol. 5, pp. 1497–1502, 2005.
- [7] V. Perebeinos, J. Tersoff, and P. Avouris, "Electron-phonon interaction and transport in semiconducting carbon nanotubes," *Phys. Rev. Lett.*, vol. 94, p. 086 802, 2005.
- [8] J. Knoch and J. Appenzeller, "Carbon nanotube field-effect transistors—the importance of being small," in *Hardware Drivers for Ambient Intelligence*. Norwell, MA: Kluwer, 2005.
- [9] A. Svizhenko and M. P. Anantram, "Effect of scattering and contacts on current and electrostatics in carbon nanotubes", pp. 0 503 769–0 503 769.
- [10] S. Rosenblatt, Y. Yaish, J. Park, J. Gore, V. Sazonova, and P. L. McEuen, "High performance electrolyte gated carbon nanotube transistors," *Nano Lett.*, vol. 2, pp. 869–872, 2002.
- [11] T. Durkop, S. A. Getty, E. Cobas, and M. S. Fuhrer, "Extraordinary mobility in semiconducting carbon nanotubes," *Nano Lett.*, vol. 4, pp. 35–39, 2004.
- [12] A. Javey, J. Guo, D. B. Farmer, Q. Wang, E. Yenilmez, R. G. Gordon, M. Lundstrom, and H. Dai, "Self-aligned ballistic molecular transistors and electrically parallel nanotube arrays," *Nano Lett.*, vol. 4, pp. 1319–1322, 2004.
- [13] R. V. Seidel, A. P. Graham, J. Kretz, B. Rajasekharan, G. S. Duesberg, M. Liebau, E. Unger, F. Kreupl, and W. Hoenlein, "Sub-20 nm short channel carbon nanotube transistors," *Nano Lett.*, vol. 5, pp. 147–150, 2005.
- [14] Y.-M. Lin, J. Appenzeller, and P. Avouris, "Novel structures enabling bulk switching in carbon nanotube FETs," in *Proc. IEEE 62th Device Research Conf.*, 2004, p. 133.
- [15] A. Javey, J. Guo, D. B. Farmer, Q. Wang, D. Wang, R. G. Gordon, M. Lundstrom, and H. Dai, "Carbon nanotube field-effect transistor with integrated ohmic contacts and high- κ gate dielectrics," *Nano Lett.*, vol. 4, pp. 447–450, 2004.
- [16] Y.-M. Lin, J. Appenzeller, J. Knoch, and P. Avouris, "High-performance carbon nanotube field-effect transistor with tunable polarities," *IEEE Trans. Nanotechnol.*, vol. 4, no. 5, pp. 481–489, May 2005.
- [17] J. Chen, C. Klinke, A. Afzali-Ardakani, and P. Avouris, "Charge-transfer doped and self-aligned carbon nanotube transistors," *Appl. Phys. Lett.*, vol. 86, p. 123 108, 2005.